

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/068,004	02/08/2002	Woo Young So	1514.1010	6442 AMINER AHMED N PAPER NUMBER
21171	7590 01/05/2005		EXAM	INER
STAAS & H	ALSEY LLP		SEFER, A	HMED N
SUITE 700 1201 NEW YO	ORK AVENUE, N.W.		ART UNIT	PAPER NUMBER
WASHINGTON, DC 20005			2826	
			DATE MAILED: 01/05/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

				M. Y
	Appli	cation No.	Applicant(s)	
*		68,004	SO ET AL.	
Office Action Summary	Exam	niner	Art Unit	
	A. Se	efer	2826	·
The MAILING DATE of this comm	nunication appears o	n the cover sheet with the	correspondence add	ress
Period for Reply			./-> ====.	
A SHORTENED STATUTORY PERIOD THE MAILING DATE OF THIS COMMU  - Extensions of time may be available under the provis after SIX (6) MONTHS from the mailing date of this cumulater of the period for reply specified above is less than thin if NO period for reply is specified above, the maximum Failure to reply within the set or extended period for rany reply received by the Office later than three month earned patent term adjustment. See 37 CFR 1.704(b)	JNICATION. ions of 37 CFR 1.136(a). In ommunication. ty (30) days, a reply within th n statutory period will apply a eply will, by statute, cause th ths after the mailing date of t	no event, however, may a reply be a e statutory minimum of thirty (30) dand will expire SIX (6) MONTHS fro e application to become ABANDON	timely filed  ays will be considered timely.  m the mailing date of this con IED (35 U.S.C. § 133).	
Status				
1)⊠ Responsive to communication(s)	filed on 13 October	2004.		•
2a) ☐ This action is <b>FINAL</b> .	2b)⊠ This action			
3) Since this application is in conditi	on for allowance exc	cept for formal matters, p	rosecution as to the	merits is
closed in accordance with the pra		·		
Disposition of Claims				
<u> </u>	s/ara panding in the	application		
4) Claim(s) <u>12,14-16,22,24 and 25</u> in 4a) Of the above claim(s) in	· -			
5) Claim(s) is/are allowed.	s/are withdrawn from	i consideration.		
6) Claim(s) 12,14-16,22,24 and 25 is	s/are rejected			
7) Claim(s) is/are objected to				
8) Claim(s) are subject to res		on requirement.		•
Application Papers		·		
· · _				
9) The specification is objected to by				
10) The drawing(s) filed on is/a	·	•		
Applicant may not request that any o	-	•	• •	D 4 404(d)
Replacement drawing sheet(s) included the state of the st	<del>-</del>		-	• •
The bath of declaration is objected	u to by the Examine	i. Note the attached Offic	e Action of form PTC	J-152.
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a cla		y under 35 U.S.C. § 119(	a)-(d) or (f).	
a) All b) Some * c) None of		hoop received		
<ul><li>1. Certified copies of the prior</li><li>2. Certified copies of the prior</li></ul>			tion No	
3. Copies of the certified copies	-	• •	·	Stage
application from the Interna	· · · · · · · · · · · · · · · · · · ·		red in this Ivational S	nage
* See the attached detailed Office at	•	` ''	/ed.	
and an analysis and an				
Attachment(s)		,, <del>,</del> , , , ,	(270 4 : 2:	
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review</li> </ol>	w (PTO-948)	4) Interview Summar Paper No(s)/Mail I		
3) Information Disclosure Statement(s) (PTO-1449		5) Notice of Informal	Patent Application (PTO-	152)
Paper No(s)/Mail Date		6)   Other: .		

## **DETAILED ACTION**

## Response to Amendment

1. The amendment filed 10/13/04 has been entered and claims 13 and 23 have been cancelled.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 12 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Codama et al. ("Codama") USPN 5,904,508 in view of Yamazaki et al. ("Yamazaki") USPN 5,568,288/Teramoto et al. ("Teramoto") USPN 5,897,344.

Codama discloses in figs. 1-3 a thin film transistor (TFT), comprising: a substrate 101; a semiconductor layer 102 formed over said substrate having end portions; a first insulating layer 105/106 disposed on said semiconductor layer so as to expose ones of the end portions of said semiconductor layer; a gate electrode 122 formed over said first insulating layer; a capping layer 129 formed over said gate electrode; spacers 112/113 formed over said first insulating layer and on both sidewall portions of said gate electrode; high-density source and drain regions 118-121 formed at the ones of the end portions of said semiconductor layer exposed beyond said spacers; low-density source and drain regions 201/205 having a same conductivity as high-density source and drain regions formed at regions of said semiconductor layer under spacers between the gate

electrode and the high density source and drain regions, wherein said semiconductor layer has lightly doped drain (LDD) regions under said spacers; source and drain electrodes 131-134 which directly contact, respectively, said high density source and drain regions, but lack anticipation of source and drain electrodes contacting high density source and drain regions without contact holes.

Yamazaki discloses in figs. 21 and 22 a thin film transistor (TFT), comprising: a substrate; a semiconductor layer formed over said substrate having end portions; a gate electrode 107 formed over an insulating layer 103; a capping layer 106 formed over said gate electrode; and source and drain electrodes 102 which directly contact, respectively, and without contact holes, said high density source and drain regions. Similarly, Teramoto discloses in fig. 1D a thin film transistor (TFT), comprising: a substrate; a semiconductor layer formed over said substrate 11 having end portions; a gate electrode 15 formed over an insulating layer 12; and source and drain electrodes 23/24 which directly contact, respectively, and without contact holes, high density source and drain regions 17/19.

Since Codama and Yamazaki/Teramoto are all from the same field of endeavor, thin film transistors, Yamazaki's/ Teramoto's teachings would have been recognized in the pertinent art of Codama. Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate Yamazaki's teachings with Codama's device since that would prevent flickering and display failure as taught by Yamazaki. It would have been obvious to incorporate Teramoto's teachings since that would minimize source/drain sheet resistance and eliminate the need for performing mask alignment as taught by Teramoto.

Application/Control Number: 10/068,004

Art Unit: 2826

Regarding claim 14, Codama discloses said first insulating layer, said capping layer and said spacer are of an oxide.

4. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoneda ("Yoneda") USPN 5,8375,68 in view of Yamazaki et al. US PG-Pub 2003/0207502 ("Yamazaki '502") and Yamazaki/ Teramoto.

Yoneda discloses in figs. 12 and 13 an active matrix display device, comprising: a substrate 10; a semiconductor layer having end portions formed over said substrate; a first insulating layer 12 formed over said semiconductor layer so as to expose one of the end portions of said semiconductor layer; a gate electrode 13 formed over said first insulating layer; a capping layer 14 formed over said gate electrode; spacers 15 formed over said first insulating layer and on side wall portions of said gate electrode and said capping layer; high-density source and drain regions 11 formed at the ones of the end portions of said semiconductor layer exposed beyond said spacers; low-density source and drain regions having a same conductivity as said high-density source and drain regions formed at off-set regions of said semiconductor layer partially under said spacers so as to have said semiconductor layer with lightly doped drain (LDD) regions partially under said spacers; source and drain electrodes 17/18 which directly contact, respectively, said high density source and drain regions; a planarization layer 19 having an opening portion CT3 which exposes a portion of one of said source and drain electrodes; and a pixel electrode 20 formed on the planarization layer, the pixel electrode contacting one of the second source and drain electrodes through the opening portion, but lack anticipation of source and drain electrodes contacting high density source and drain regions without contact holes.

Art Unit: 2826

Yamazaki '502 discloses in figs. 1-4 an active matrix display device, comprising: a substrate; a semiconductor layer 303/304 having end portions formed over said substrate; a first insulating layer 106/305 formed over said semiconductor layer so as to expose one of the end portions of said semiconductor layer; a gate electrode 107 formed over said first insulating layer; spacers 109 formed over said first insulating layer and on side wall portions of said gate electrode; high-density source and drain regions 104 formed at the ones of the end portions of said semiconductor layer exposed beyond said spacers; low-density source and drain regions 103 having a same conductivity as high-density source and drain regions formed at regions of said semiconductor layer under spacers between the gate electrode and the high density source and drain regions, wherein said semiconductor layer has lightly doped drain (LDD) regions under said spacers; source and drain electrodes 115 which directly contact, respectively, said high density source and drain regions.

Yamazaki discloses in figs. 21 and 22 a thin film transistor (TFT), comprising: a substrate; a semiconductor layer formed over said substrate having end portions; a gate electrode 107 formed over an insulating layer 103; a capping layer 106 formed over said gate electrode; and source and drain electrodes 102 which directly contact, respectively, and without contact holes, said high density source and drain regions. Similarly, Teramoto discloses in fig. 1D a thin film transistor (TFT), comprising: a substrate; a semiconductor layer formed over said substrate 11 having end portions; a gate electrode 15 formed over an insulating layer 12; and source and drain electrodes 23/24 which directly contact, respectively, and without contact holes, high density source and drain regions 17/19.

Since Yoneda, Yamazaki '502 and Yamazaki/Teramoto are all from the same field of endeavor, thin film transistors, the teachings of Yamazaki '502 and Yamazaki/Teramoto would have been recognized in the pertinent art of Yoneda. Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate the teachings of Yamazaki '502 with Yoneda's since the spacers would function as masking layers. It would have been obvious to incorporate Yamazaki's/Teramoto's teachings since that would prevent flickering and display failure as taught by Yamazaki/would minimize source/drain sheet resistance and eliminate the need for performing mask alignment as taught by Teramoto.

Regarding claim 25, Yamazaki '502 discloses (par. 0343 and fig. 25) an organic electroluminescence (EL) layer 4029 and a cathode electrode 4030 sequentially formed on a first predetermined area of a pixel electrode and on a second predetermined area of a planarization layer 4142.

5. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Codama in view of Yamazaki/Teramoto as applied to claims 12 and 22 above and further in view of Yamazaki et al. ("Yamazaki '076) (JP 11-261076).

The combined references disclose the device structure as recited in the claim, but do not disclose a silicide layer.

Yamazaki '076 discloses in fig. 1 a silicide layer 105a or a refractory metal (as in claim 16) formed between said source electrode and said high-density source region and between said drain electrode and said high-density drain region.

Application/Control Number: 10/068,004

Art Unit: 2826

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate Yamazaki '076 with the device of the combined references, since that would lessen the source/drain regions in sheet resistance as taught by Yamazaki '076.

6. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoneda in view of Yamazaki '502 and Yamazaki/Teramoto as applied to claim 22 above and further in view of Yamazaki '076.

The combined references disclose the device structure as recited in the claim, but do not disclose a silicide layer.

Yamazaki '076 discloses in fig. 1 a silicide layer 105a or a refractory metal (as in claim 16) formed between said source electrode and said high-density source region and between said drain electrode and said high-density drain region.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to incorporate Yamazaki '076 with the device of the combined references, since that would lessen the source/drain regions in sheet resistance as taught by Yamazaki '076.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (571) 272-1921.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915.

Application/Control Number: 10/068,004

Art Unit: 2826

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ANS December 26, 2004 NATHAN J. FLYNN SCIPERVISORY PATENT EXAMINER FECHNOLOGY CENTER 2880